Check digit monitoring and correcting circuits



Sept- 27, 1960 K. E. SCHREINER ETAL 2,954,164

CHECK DIGIT MONITORING AND CORRECTING CIRCUITS 9 Sheets-Sheet l Filed Oct. 14. 1955 9 Sheets-Sheet 2 K. E. SCHREINER ETAL CHECK DIGIT MONITORING AND CORRECTING CIRCUITS 'sept 27, 1960 Filed Oct. 14, 1955 AGENT Sept. 27, 1960 K. E. SCHREINER ETAL CHECK DIGIT MONITORING AND CORRECTING CIRCUITS Filed 001;. 14, 1955 9 Sheets-Sheet 3 Ick-3m ZOELmOn. N

owdm

mOou NO* xl xmoz.

INVENTORS KENNETH E. SCHREINER LOWELL D. AMDAHL BYRON L. HAVENS BY @i Wei AGENT Sept. 27, 1960 K. E. scHRElNER ETAL 2,954,164

CHECK DICII MONITORING AND CORRECIINC CIRCUITS 9 Sheets-Sheet 4 INVENTORS KENNETH E. SCHRENER LOWELL D. AMDAHL BYRON L. HAVENS AGENT Sept. 27, 1960 2,954,164

CHECK DIGIT MONITORING AND CCRRECTING CIRCUITS K. E. SCHREINER HAL 9 Sheets-Sheet 5 Filed Oct'. 14, 1955 INVENTORS KENNETH E. SCHREINER LOWELL D. AMDAHL BYRON L. HAVENS BY anu/ AGENT Sept 27, 1960 K. E. scHRElNER Erm. 2,954,154

CHECK DIGIT MONITORING AND CORRECTING CIRCUITS Filed oct. 14, 1955 9 Sheets-Sheet 6 JNVENTORS KENNETH E. SCHREINER LOWELL D, AMDAHL BYRON L. HAVENS lEn( Y @Ma #n fw AGENT Sept. 27, 1960 K. E. scHRElNI-:R ETAL 2,954,164

CHECK DICIT MONITORING ANC CCNRECTINC CIRCUITS `Filed oct. 14. 1955 v 9 Sheets-Sheet '7 R E Om Q nummm @nom awa smms mu; REAW .ONmm NMWAM T 9 3Q m .D. N mELL .W rmmoa N 12.230@ N roczwwon mmm /W A W Toxmz; Nxz; www Q K 6 Y B CHECKDIGIT MONITORING -AND CORRECTING CIRCUITS Filed oct. 14, 195s l Sept. 27, 1960 K. E. scHRElNr-:R rEr AL I 9 Sheets-Sheet 8 INVENoRs K E N N ETH SCHREINER nts E. LOWELL D. AMDAHL BYRON L. HAVENS .m EN;

AGENT Sept- 27, 1960 K. E. SCHREINER Em 2,954,164

CHECK DIGIT MONITORING AND CORRECTING CIRCUITS Filed oer. 14, 1955 9 Sheets-Sheet 9 BY @d 717% AGENT United States Patent O CHECK DIGIT MONITORING AND CORRECTING CIRCUITS Filed Oct. 14, 1955, Sel'.- No. 540,394

12 Claims. (Cl. 23S-153) This invention relates to electronic computers land more particularly to novel circuitry for maintaining a predetermined relationship between waveforms representing a check indicator and waveforms representing information by examining changes in the latter.

Within recent years, the electronic computer art has included various diagnostic checking systems and circuits, auxiliary to the main arithmetic computing apparatus, which serves to check the validity of a transfer of a group of electrical signals representing a plurality of digits from one component of the main computer to another. The plurality of digits represented by electrical signals are generally referred to as a word of information or a data word. One generally known type of checking system includes the association of an electrical waveform representing a check digit or indicator with each group of electric waveforms representing a data word. The check digit waveform bears a predetermined relationship to the character of the signals representing the data word. A word is said to contain an error if, upon examination, the predetermined relationship between the check digit waveform and the word is found to be lacking.

Digital telemetering systems and computing machines frequently employ the binary system of notation wherein a group of information is represented by a plurality of discrete pulses. Each of these pulses is generally considered as representing a binary bit which may have a value of zero or l. ln the checking system referred to above wherein a check digit or indicator is associated with a data word, the check digit is generally determined through a mathematical process which includes a determination of the inventory of binary bits present in the data word. Thus when a word is transferred from one component of the computer to another, the accidental loss or gain of a binary bit destroys the predetermined relationship established between the inventory of binary bits present and the inventory check digit.

One difficulty inherent in the checking .system referred to exists in the fact that each time one of the digits of a word is removed therefrom or a new digit is added thereto during the performance of an arithmetic process or other operation, the character of the check digit or indicator must be altered so as to correspond to the new composition of the data word. One method of creating the new check digit or indicator is to examine each and every digit of the word and compute therefrom a new check digit which is correlated with the word. However, this method is disadvantageous in that if the digits are examined simultaneously, i.e., in parallel, a large quantity of electronic equipment is required, or if the digits are examined sequentially, i.e., serially, a large amount of time is required which decreases the overall computing time of the calculator.

The present invention provides means for monitoring the waveforms representing. the current check digit and also the waveforms representing information which is added to or removed from a data word and through an arithmetical process computes the new check digit which 2,954,164 Patented Sept. 27, 1960 ICC is substituted for the previous check digit. This process is performed without requiring that the unchanged portions of the data word be examined and thus represents a saving in time and electronic equipment.

Briefly, the invention disclosed herein provides circuitry for computing a new check digit to be associated with a data word in response to alterations made in said data word. Each check digit bears a predetermined relationship to the associated data word. This procedure is accomplished by first generating a correction factor from the alterations made in said data word without sensing the unchanged portions of said word. The correction factor is then added modulo 4 current tothe check digit, and the result thereof is the new or corrected check digit.

The invention generates the correction factor by determining the net increase or net decrease of binary bits comprising the data word. Where a net bit increase occurs, the correction factor is equal to the 4s complement of the bit increase modulo 4. During certain operations, a bit increase and a bit decrease may occur simultaneously. In this even, a plurality of correction factors is added to the current check digit in order to obtain the corrected check digit.

Accordingly, one of the objects of the present invention is to provide a system whereby a new check digit is computed by arithmetically combining -the current check digit and a correction factor derived from the changes in digital information manifested in the data word, without resorting to an examination of the unchanged portions of the word.

A further objhect is to provide a novel bit inventory computer for cu'rently maintaining a predetermined relationship between a check indicator and a data word comprising a plurality of electrical signals representing binary Os and binary 1 bits which are contained in a storage register.

Another object is to provide means for sensing digits discharged from a data word, obtaining the sum modulo 4 of the binary bits representing each such discharged digit, and thereafter combining said sum with the current check digit so as to obtain a further sum modulo 4 which is the corrected check digit.

A further object is to provide means for sensing digits added to a data word, obtaining the 4s complement of the sum modulo 4 of the number of binary bits representing said added digits, and means for adding these factors to the present check digit so as to obtain a further sum modulo 4 which is the new or corrected check digit.

It is also an object to provide a novel 4s complement binary adder for use in a bit inventory system.

A still further object is to provide an electronic bit inventory computing circuit for use with a shifting register.

Another object of lthe present invention is to provide an electronic computing circuit capable of simultaneously sensing binary bits added to and removed from a storage device, means for computing a correction, factor determined from said added and removed bits, and circuit means for combining the correction factor and a check digit to produce a corrected check digit that is stored in said storage device.

Another object is to provide means for sensing a current check digit, means for monitoring the proposed increase or decrease of a binary decimal digit of a word by a value of one including means for computing a correction factor, and circuitry for combining said check digit and said correction factor to produce a corrected check digit indicative of the current digital composition of said word.

Other objects of the invention will be pointed out in the following description and claims and illustrated in the accompanying drawings, which disclose, by way of example, the principle of the invention and the best mode, which has been contemplated, of applying that principle.

In the drawings: y

Fig. l is a block diagram of a portion of an electronic computer which utilizes the invention;

Figs. 2A-2E when arranged as shown in Fig. 2F illustrate a circuit diagram, in block diagram form, of the bit inventory computer associated with Register 1; and

Figs. 3A-3C when arranged as indicated by Fig. 3D show the circuit diagram, in block diagram form, of the bit inventory computer associated with Register 2.

The following U.S. patents and U.S. patent applications are referred to herein:

(1) Application Serial No. 547,981, iiled November 21, 1955, entitled Digital Computer, by Byron L. Havens et al.

(2) Application Serial No. 444,253, iiled Iuly 19, 1954, entitled Electrostatic Storage System, by Deerhake et al.

(3) U.S. Patent Reissue 23,699, entitled Pulse Delay Circuit, by Byron L. Havens, issued August 18, 1953, a reissue of U.S. Patent 2,624,839, issued January 6, 1953.

(4) Application Serial No. 434,548, filed Iune 4, 1954, entitled Checking Circuit, by Deerhake et al.

(5 Application Serial No. 470,160, filed November 22, 1954, entitled Electronic Multiplier-Divider, by Byron L. Havens.

(6) Application Serial No. 465,076, iiled October 27, 1954, entitled Checking Circuit, by Deerhake et al., now Patent 2,826,359, issued March l1, 1958.

(7) Application Serial No. 257,747, filed November 23, 1951, entitled Digital Information Register, by Havens et al., now Patent 2,782,305, issued February 19, 1957.

(8) Application Serial No. 458,909, led September 28, 1954, entitled Counting Register, by Byron L. Havens, now Patent 2,910,240 issued October 27, 1959.

The specifications and subject matter of each of the U.S. patents and U.S patent applications listed above (except for application 1, Serial Number 547,981), are incorporated herein as part of this application as though they were fully set forth in the body of this specification. Each may be referred to hereinafter by the number immediately preceding its listing. For example, U.S. patent application Serial No. 444,253, tiled Iuly 19, 1954, entitled Electrostatic Storage System, by Deerhake et al., is referred to as application .2. Each of the above U.S. patents and U.S. patent applications is assigned to the assignee of the present application.

DEFINITIONS In the following description of the invention, the binary decimal system of notation is used, where a decimal digit is represented by the presence of one or more of four binary bits which are assigned the values 1, 2, 4 and 8. For example, the digit 9 is written in binary decimal notation as 1001 where the extreme right-hand binary order represents a value of 1 when a binary 1 is present, and the extreme left-hand binary order represents a value of 8 when a binary 1 is present. Accordingly, the digit 49 is written in binary decimal notation as 0100 .1001. Generally, the binary decimal system of notation as used herein precludes the representation of a decimal digit having a value greater'than 9 by said four binary bits. However, in certain instances this rule is abrogate by representing a 10 by the simultaneous presence of binary ls representing the 8 and 2 bits, and a 12 is represented by the simultaneous presence of an 8 and a 4 bit.

The term digit position frequently abbreviated as DP is used to refer to a digital order of a data word or of a device such as a register for accommodating or storing a single digital orderof a word. Although a data word may contain anyinumber of positions,l thedevice disclosed herein is described with relation to data i words having seventeen digit positions where DP1 through DP16 are occupied by decimal digits and DP17 is occupied by a check digit which is the indicated bit count factor referred to below.

The term bit count refers to the actual number of binary 1 bits which are present in a data word without regard to the decimal values 1, 2, 4 and 8 which are assigned to the individual bits. The term indicated bit count (sometimes abbreviated as IBC) is defined as.

the 3s complement of the bit count modulo 4 of the number of binary 1 bits in digit Apositions 1 through 16 ofY a dat/a word." For example, if DP1-DP16 of a data word contains 19 binary 1 bits, the bit count is 19, the bit count modulo 4 isequal to 3 (the yremainder after dividing 19 by 4), and the 3s complement of 3 is 0. Thus, in this example, the indicated bit count is zero so that a 0 should be located in DP17 of the data word.

Various circuits used herein or particular points within the circuits are frequently referred to as Up or Down.`

Up means that the voltage present at the particular point or at the output of the circuit designated is positive with respect to ground or higher than that provided when the point is Down. Down means that the voltage present at the particular point or at che output of the circuit designated is negative with respect to ground or below that provided when the circuit is Up. When a signal is Up, it is at approximately +10 volts, whereas it is Down when it is at approximately -30 volts.

An AND circuit is a logical coincidence type circuit component having a plurality of input terminals and a single output terminal. When all of the input terminals are Up simultaneously, the'output terminal is Up. However, if one or more of the input terminals is Down, the output terminal must be Down. The circuit diagram of the AND circuits shown in the drawings of the present application may be similar to the circuit of Fig. 1C of application 2 set forth in the list hereinaboven An OR circuit is a logical circuit component having a plurality of inputs and a single output wherein the output terminal is Up when one or more of the inputs thereof are Up. lf all of the inputs of an OR circuit are Down, the output thereof is Down. The circuit diagram of the OR circuits used herein may be similar to the circuit of Fig. 1G of application 2 listed hereinabove.

The cathode follower circuit is a non-inverting circuit operable to produce a positive voltage at its output terminal whenever the input thereof has a positive voltage applied thereto. The cathode follower circuit of Fig. 1I of application 2 is typical of the circuit used in the present application. The cathode follower is normally used for isolation purposes or as a current driving unit when a particular -signal source cannot supply the necessary current.

In the drawings of the present application, the abbreviation INV refers to' an inverting circuit similar to the circuit of Fig. 1M of application 2 listed hereinabove. An inverting circuit produces a negative voltage pulse at its output terminal whenever a positive voltage pulse is applied to the input thereof.

The term Delay or Delay Circuit as used herein refers to any type of circuit having an input and an output whereby the application of a positive'signal to the input causes the ofutput thereof to be Up a predetermined time interval later. Although any type of delay circuit maybe used in conjunction ywith the invention described hereinafter, a delay circuit of the type shown in Fig. 1 of application 3 listed hereinabove may be utilized.

The present invention utilizes numerous binary adders which may `be of any generall type having three input terminals, a sum output terminal and a carry output terminal. The binary adders used herein may be of the type illustrated in Fig. 6U of application 4 listed hereinabove. A binary adder performs binary addition whereby the presence of a single input pulse causes the outputy terminal to be Up, the presence' of 2 input pulses simul''` taneously causes the carry output to be Upand the sum output'to be Down, whereas the presence of three input pulses simultaneously causes'both the sum and carry out.

puts of the adder to be Up. If each of the inputs is assigned a weight or decimal equivalent value of one, the sum output is assigned a weight of one and the carry output is assigned a weight of 2.- Similarly, where each of the inputs is assigned a weight of 2, the sum and carry output terminals of the adderv when Up are respectively assigned weights -of`2 and 4, tc.-

The invention described hereinafter utilizes a digit check, the circuit diagram of whichi'sillustrated in Fig. 6S of application 4. The digit check circuit has three inputs which respectively accommodate-the 2, v4V and 8 bits of a binary decimal digit. Aiirst output of4 the digit check circuits is Up whenever vthe information applied to the inputs thereof indicates that the value of the digit is greater than 9. A .secondl output of thedigit check circuit is Up whenever a 4 bit oran 8 hit is present. In other words, the digit checkcircuit performs two functions. First, it determines .whether the digit applied to the inputs has a value greater than 9 and secondly, it combines the` 4 and 8 bit terminals into a single terminal since a digit having a Value of 9 or less is never represented by theV simultaneous presence of an 8 bit and a 4 bit. t

The present invention utilizes numerous electronic switches which yare 4-pole multiposit-ion switches.Y Each of the 4-pole multiposition switches is similarl to the switch illustrated in Fig. 5 of application 5 listed hereinabove. Each position of a 4-pole switch includes four digit input terminals'and a single control terminal. In order for the digit applied to the digit terminals to pass through the switch and appear at the output terminals thereof, the control terminal must be Up. The inputs of a switch are referred to herein as rinput 1, input 2 and so on, where input 1 is the extreme left-hand input. Similarly, the control terminals are referred to as control inputs l, 2, 3, etc. which are associated with corresponding digit inputs.

' In the following description various switches referred to as 2-positio'n switches are utilized which are similar to the 2-position switch illustrated in Fig. 1X of application 6 listed above. Each position of a 2-position switch includes two input terminals, both of which must be Up simultaneously in order to cause the single output terminal of the switch to be Up. v

The term register as'used herein relates to any data storing means which is capable of storing a data word. 'I he registers actually used in conjunction with the present-invention are generally of the type illustrated in Fig. 2 of application 7 listed hereinabove.

l. INTRODUCTION` Referring more particularly to Fig. l, a block diagram of a section of a digital computer which utiltizes the present invention is illustrated.

Registers 1 and 2 of Fig. l are generally of the type disclosed in application 7. Each of these registers is capable of storing simultaneously within each digit position a maximum of four binary bits havingv assigned values 1, 2, 4 and 8 representing a decimal digit. Positions DPl-DP16 of each register are normally Voccupied by numerical data, whereas DP17 is occupied by the indicated bit count which relates to the composition of said numerical data. For the purpose of ease'of description of the present invention, it is assumed that kat the time the data word was inserted into a register, the correct indicated vbit count corresponding to this data word was inserted in DP17 thereof.

In Fig. 1, the inputs to the various digit positions of the registers are shown as en ering the top of the block representing theregister andthe outputs of each position emerge from the bottom thereof. Adjacent to various leads is frequently seen a digit enclosed within parentheses 6 as, for example (4), which means that the lead associated therewith actually represents four leads which accommodate the l, 2, 4 and 8 bits which may represent a digit. Y

With respect to each of the digit inputs to the various positions -of the registers, there is an associated control terminal which is generally not illustrated in Fig. 1. For example, in,Fig.-1 theoutput terminals-551.17 (comprising two leads) constitute an input to DP17 'of Register 1. 'Associated with this input is a single lead shown in dashedv lines',which is connected to terminal C. In order for the digital information appearing on leads 551.17 tob'e entered into DP17 of Register l, the con- ,trolV signal applied to terminal C must be Up. Although the control terminals associated with the remaining inputs to the various positions ofthe registers are not shown in Fig.. l, it is to be understood that in order for the informationy appearingfon a set of digital inputs be entered into a digit position there -is a corresponding control terminal to which a control signal must be applied.

This control signal when Up gates the digital information into :the respective digit position. Y f

Ingeneral .Registers 1 and 2 of Fig. 1 are individually capable of (1) accepting in parallel a dataword via input terminals not shown, (2)` right-shifting the contents of the register, (3)' left-shifting the contents thereof, and (4) continuously storing a data word therein. In certain instances positions DPl-DP1'6y of either register may be right or left-shifted as a groupwhereas in other instances, DPl-DP13 may be right yor left-shifted as a group.

Associated with each of the registers in Fig. 1 is a bit inventory computer, the function of which is .to maintain the correct indicated bit count in DP17 of the associated register. As indicatedhereinbelow, the indicated bit count may require alteration due to a loss or gain of binary bits as a result of inserting into the register new digits, removing digits therefrom, or changing the value of digits stored in the register. However, if one orl more bits is accidentally lostY or gained in a register due to the faulty operation of theregister, the bit inventory computer associated therewith is not cognizant of the change in the composition of the register. When the word is transferred from one register to another itis subjected to a modulo 4 check by the circuit of application Serial No. 472,098, tiled November 23, `1954 by Schreiner et al., now Patent Number 2,837,278, issued June 3, 1958, which will determine if the word contains an error as a result of an accidental loss or gain of binary bits. Thus, even though a bit inventory computer. is not aware of an accidental loss or gain of bits in a word (resulting inv an incorrect indicated bit count), the fact that such a word contains an error is detected by the parallel modulo 4 checking circuit. l

Each of the bit inventory computers computes the new indicatedy bit count after taking cognizance of bits Vlost or gained in the associated register. Thus, in order to indicate to each of the bit inventory computers, the digits inserted in, removed from, or altered in the appropriate register, these digits are also applied to the bit inventory computers.

Referring again to Fig. l, Register 1 is capable of receiving new digits via inputs to DPl, DP13 or DP16. During a division operation, each quotient digit appearing on terminals 330.14 is entered into DPl of Register l and at the same time is applied tothe Register 1 bit inventory computer. Each time a quotient digit is entered into Register l, positions DPl-DPl are leftshifted one digital order.

During certain other shifting operations, digits may be shifted out of DP13 of Register 2 into DPl of Register l. Each such new digit is applied to the Register 1 bit inventory computer during the same microsecond interval that it is applied to DPl. y

By proper actuation of the manual keyboard circuits, a digit appears on terminals 776.01 which is applied 7 simultaneously to DP1 of Register 1 and to the bit inventory computer.

During an addition, subtraction, conversion or multiplication operation, the sum or product digits appear on terminals 330.01 of the arithmetic section. As indicated in Fig. l, each such digit is applied to the Register 1 bit inventory computer at the same -time that it is entered into DP13 or in certain instances in DP16 of Register 1.

The previous several statements indicate a few ways in which Register l may receive new decimal digits.

Digits may be discharged from Register 1 by being right-shifted out of DP1, being left-shifted out of DP13', being left-shifted out of DP16, or by an alteration of the digits stored in DP14, 15 or 16. ,In Fig. 1 it is noted that the output of DP1 is connected to the Register 1 bit inventory computer. Thus, each digit that is rightshifted out of DP1 is applied to the bit inventory computer during the microsecond interval that the shift occurs. Similarly, digits left-shifted out of DP13 or DP16 are applied to the Register 1 bit inventory computer.

When Register 1 is storing a data word wherein the significant digits of the word are located in DPL-DP13, the algebraic sign of the significant digits is stored in DP14, and the index (power of l by which the significant digits must be multiplied so as to obtain their correct value) is stored in positions DP and DP16. Thus, whenever a change in the algebraic sign or a change in the index occurs, the digits which are removed from the register are each applied to the Register 1 bit inventory computer. In a similar manner it is noted that Register 2 may receive new digits through DP1 or DP13. A digit appearing on terminals 776.01 as a result of the actuation of the manual keyboard may be entered into DP1 of Register 2. `Under certain circumstances, digits being rightshifted out of DP1 are entered into DP13 of Register 2. All such digits entered into Register 2 are applied to the Register 2 bit inventory computer.

Under certain circumstances when positions DP1- DP13 of Registers l and 2 are being right-shifted simultaneously (as if they constitute a single 26-position register), digits right-shifted out of DP1 of Register 1 are entered into DP13 of Register 2. Finally, it is noted in Fig. 1 that digits appearing on terminals 330.01 may be entered into DP13 of Register 2. It is to be noted that each new digit entered into Register 2 by one of the means described is simultaneously applied to the Register 2 bit inventory computer.

Digits may be removed from Register 2 by being rightshifted out of DP1, left-shifted out of DP13 or left-shifted out of DP16 thereof. the register is applied to the Register 2 bit inventory computer. Also, the alteration of Index 2 which is stored in DP15 and DP16 of Register 2 causes the digits stored therein prior to alteration to be applied to the Register 2 bit inventory computer.

Briey, each of the bit inventory computers of Fig. l examines the changes in digital information occurring within the associated register, monitors the current indicated bit count located in DP17 and from these facts a new indicated bit count is produced which is entered into DP17 two microseconds after the change occurred within the register.

There are in general, four ways in which the digital information stored in DP1-DP16 of a register may be changed so as to require that the indicated bit count stored in DP17 must be corrected so as to correspond to the new contents of the register. The rst instance which requires that the indicated bit count be corrected, occurs when digits are shifted into or out of the register. Shifting of the register is accomplished in such a manner that digits are normally discarded or gained only in positions DP1, DP13 or DP16. The second circumstance which may occur in the register whereby the indicated bit Each of the digits ejected from 8 count located in DP17 must be corrected arises when the algebraic sign of the word located in DP1-DP13 of the register is changed from plus to minus, or minus to plus. The algebraic sign of the word' located in DP1-DP13 is stored in DP14 of the register. The third instance wherein the indicated bit count must be corrected arises in the case of a rounding operation. In the calculator, the contents of DP1-DP13 is rounded by forcing a binary 1 bit into the 1 bit position of DP1 of the register. If DP1 previously contained an even-valued number, the insertion of a binary'l bit changes the digit stored therein tol an/oddlvalue, thereby increasing the actual number of l bits stored in the register by 1. The fourth instance which will require a correction of the indicated bit count arises when the index ofthe Word located in DP1-DP13 of the register is changed. The index is stored in DP15 and DP16 of each register and is defined as the power of 10 by which the word located in DP1-DP13 must be multiplied in order to obtain the correct value thereof. With reference to the index, the decimal point of the Word stored in DP1-DP13 is arbitrarily assumed to be located bet-Ween positions 13 and 12 of the register.

With respect to the aboveamentioned four instances which require a correction of the indicated bit count, it is noted that each of these may cause an increase or a decrease in the actual number of bits stored in positions DP1-DP16.

In general, the Bit Inventory Computers described hereinafter operate in accordance with two rules. The rst rule governs the case where a change in the contents of DP1-DP16 of the register results in a net increase of the bits (binary ls) stored therein. Where there has been a net increase in the number of bits stored in a register, the indicated bit count located in DP17 is corrected by adding the 4s complement of the bit increase modulo 4 to the present indicated bit count so as to obtain a sum modulo 4 which is the new or corrected indicated bit count. For example, assume that a register has been reset so that initially DP1-DP16 each contain a zero and DP17 contains an indicated bit count of 3. If a digit l is shifted into DP1 from an outside source, the indicated bit count must be changed so as to reflect the current status of the register. By the definition of the indicated bit count, it is apparent that the new indi.- cated bit count should be 2. The transition in the indicated bit count from 3 to 2 is accomplished by the invention disclosed hereinafter by adding the 4s complement of the bit increase modulo 4 to the initial indicated bit count, and the sum thereof modulo 4 is stored in DP17. In other words, the bit increase modulo 4 is 1 and the 4s complement of this is 3. The previous indicatedbit count was 3 so that 3-|-3=6 which has a sum modulo 4 of 2. Thus the corrected indicated bit count is 2 which is entered into DP17 of the register by the circuits described hereinafter. v

The second rule governs the situation Where a net decrease in the number of binary 1 bits stored in a register has occurred. In this instance, the new or corrected indicated bit count is determined by adding the number modulo 4 binary bits which have been removed from the register to the present indicated bit count. The sum of these two factors, modulo 4 constitutes the new indicated bit count.

At this point it is well to point out the continuityv provided by the checking circuits associated with a large calculator which includes the Register Bit Inventory Computers described herein, the Parallel Modulo 4 Checking circuit of application 4, and the Modulo 9 Computer described in Patent 2,837,278, mentioned above.

Consider, for example, the case where d'ue to faulty operation of the register, a digit to be added thereto is not stored by the register but is applied to the bit inventory computer. In this case the bit inventory computer continuously causes the correct IBC to be stored in DP17 of the register, but due to the faulty operation aesinet thereof, this IBC no longer is in agreementl with the actual contents of the register. With reference to Fig. l of the present application, whenever a word stored in a register is transferred in parallel to another register, or to another part of the calculator, it is transferred via a parallel transfer bus to which is connected the parallel modulo 4 checking circuit of application 4. When the word stored in the register which contains an error is applied to the parallel transfer bus, the ,parallel modulo 4 checking circuit immediately detects the. error and thereafter causes the operation of the calculator to stop. Accordingly, the parallel modulo 4 checking circuit and a bit inventory computer provide a complete checkon words stored in a register. t

In Patent 2,837,278 referred to above, it isstated that. the purpose of the modulo 9 computer is toV check an arithmetic operation such as addition, subtraction, multiplication or division. The modulo 9 computer derives a check digit from each of the operands. and' also from. the resultant sum, diiference, product ory quotient. These check digits are then combined accordingtoa predetermined mathematical formula and the result `thereof is examined to see if it is a 9. If Vsaidl result is4 not a 9; the modulo 9 computer signifies that an error has eccurred in the course of the mathematicalcomputation. During the time intervals that the operands stored in Registers l and 2 of Fig. 1 are being shifted inte the arithmetical section of the calculator, each bit inventory computer is continuously providing an IBC which corresponds to the contents of the register., Furthermore, as the resultant of the arithmetic operations is entered into Register 1, for example, the Register ll bit inventoryI computer continues to provide the correct IBC. Accordingly, if the modulo 9 computershould lindicate thatan errer has occurred during the arithmetic computation,

the register bit inventorycomputer in combination with the parallel modulo 4 checking circuit conjointly' determine if the IBC of the resultant operand and the bit contents of this operand are in agreement.

From the above, it is apparent that the enumerated checking circuits when employed in a large digital calculator provide complete and continuous checking facilities with respect to words transferredV throughout the calculator. l

The description which follows relates to the Register 1' bit inventory computer of Figs. 2A-2E and the Register 2 bit inventory computer of Figs. 3A-3C. They are each controlled by the control circuits of the main calculator which are not set forth herein.` The description of the circuits of the invention merely setsforththe operation within each of the bit inventory computersv in response to a timing control signal received from one, of the calculator control circuits. In Figs. 2A-2E` andv 3A-3C, the designation (Fig. 17E), for'example, indicates thatthe terminal associated therewith may be connected to the stated gure of application l.

2. DATA CHANGES DUE TO SHIFTING REGISTER 1 Referring more particularly to Figs. 2A-2E, the output terminals 441.17 of DP17 of Register 1 are shown in Fig. 2A. When the present invention is to be ern-` ployed with a register such as shown in application l, these terminals are connected to Fig. 13A of application 1. The terminal 441.17 actually representsy four terminals as indicated by the 4 in parentheses adjacent thereto. These four terminalsV connect to four leadsv which respectively accommodate the 1, 2, 4 and 8 bits of DP17 of Register l. In Fig. 2C, the four leads connected to terminal 441.17 are shown as -fourindividual leads so as to permit the description f the connection of these leads to the circuit components. f

It should be noted that the leadsV of the group 441.17 of Figs. 2C and 2E which-accommodate the 84 and 4 bits are connected directly to similarly labelled leads of the.g roup.'551.17. The latter terminals are cnnected as one of the inputs tovDP17 of Register las shown in Fig.` 1.v TheV indicated' vbit -count currently stored in DP17 appears on terminals 441.17.l The corrected indicated bitrcount computed by the circuit of Figs-. 21551-21?.V appears onterrninals551.17` and thereby entered into, DP17. f

VThal lbitlead of. the group. of leads 441.17 of Figs. 2C and connected to input 1 of binary adder 10 of Fig. 2E. 'Ihe left-hand output lead of this binary adder is the sum output and a pulse appearing thereon is assigned` ayweight of '1. This lead is connected to the 1 bit leadof the group 551.17. The right-hand output of. binary adder 10is the' carry output and is assigned aweight of 2V whenv it is Up.

Similarly, the 2l bit lead of the group 441.17 is connected toy input 1 of binaryV adder 11. The carry output of. binary adder 10, alsohaving a weight of 2, is connected to..input 2 of adder 11. The left-hand output (sum) ofadder 11 has a-weight of 2 and is connected to. the 2 bit leady of the group 551.17. It is to vbe Anoted that-the right-hand output (carry) of adder 11 has a Weight of 4 and is noti connected to any circuitry. Accordingly, thev sum modi/110.4y of the signal (each having a weightv of 2): applied tothe three inputs of this adder isfeiected bydisregardingthe carry of 4. It is recalled that kthe indicated bit count. is a sum modulo 4 and thus never attains a value greater than 3. Hence adder 11 of Fig. 2E obtains the summodulo4 of the inputs appliedV thereto. v y

Briefly then, the current indicated bit count is applied to binary: adders 10- andv y11 from the information appearing on terminals 441.17. It Vwill be shown hereinafter that Ycorrectional factors, which are to be added t0 thecurrent indicated bit count so as to obtain the new indicated bit-. count, are applied through various circuitry to inputs 2 and 3'V of adders 10 and 1-1.,v Thus the corrected indicated bit count will appear on terminals 551.17..A Y

AReferring more particularly to` Fig. 2D, the 4'polev 3-position switch 15 receives all digits shifted out of Register 1 which cause a net decrease'in the number of binary bits retained in DP l-DP16 of the register. Each of lthe three inputs to switch 15A constitute four digital inputs: (each shown as a single line) and also a controlinput bearing the designation C. In order for the digit applied to one of thel digital inputs to pass through the switch and appear Vat the output terminals thereof, the associated,controlterminal must be Up. In Fig. 2D the outputs ofswitch 15 are shown as four leads which respectively accommodate, from left to right, the 1, 2, 4 and 8 bits.

The outputs of DP16 of' Register 1 of Fig. l appear on terminals 441.16 of Fig. 2A and are applied to input l1 of switch 15. Whencontrol terminal 041.12 of Fig. 2D' iS Up, the digit appearing on terminals 441.16 is per,- mitted to passthroughV the switch and appear on the output terminals4 thereof. In general, terminal 041.12 is Up whenever a decimal digit is being left-shifted out of DP16 of Register l (see Fig. 1).

The output of DP13 of Register 1 appears on terminals 4141.13. which are Vconnected to input 2 of' switch 1'5. In order forthe digit appearing on these terminals to appear at the output of' thev switch, the control signaly on terminal 041.115must beA Up. Terminal V641.11 is Up when DP1-DP13f'of the register is left-shifted (DP14-I DP16 not shifted). A digit maybe shifted out of DP13` resulting in a net decrease in the 1 bits stored in the register.

Digits may also be removed from Register Vl. by being right-shifted out of DPI.v The output of DPI appears on terminals. 441.01 of Fig. 2C which are applied `to input` 3 of switch 15. The digit appearing onv terminals 441.01` is gatedthrough switch 15 only when the con- 11 trol signal on'terminal 041.10 is Up. 'This control signal is Up when Register 1 is right-shifted. 1

When one of the control terminals 041.12, 041.11 or 041.10 is Up, it is Up one microsecond for each digit that is discharged from the register. The pulse applied to a control terminal may be Up continuously for three microseconds, for example, during which three digits are discharged from Register l. However, only one of these control signals is Up during any given microsecond interval.

The l, 2, 4 and 8 bit output leads of switch 15 are respectively connected to delay circuits 16-19 which serve to shape and re-establish the potential levelsvof the pulses emerging from the switch. Each of these delay circuits delay the signal appliedrthereto one microsecond. The output of delay 16 is connectedto input 1 of binary adder 20, and the output of Vdelay 17 is connected to input 2 of this adder. The outputs of delay circuits 17, 18 and 19 are respectively connected to inputs 1, 2 and 3 of the digit check circuit 21. The circuit diagram of the digit check circuit is disclosed in Fig. 6S of application 4 and is described therein. Briefly, the righthand output of digit check 21 is Up if the input information represents a digit having a vvalue greater than 9. This signal is applied through cathode follower V22 to terminal 551.04. The left-hand output of digit check 21 is Up when a pulse representing a 4 bit (from delay 18) or an 8 bit (from delay I19) is present. This is permissible since in the binary-decimal notation system, a digit having a value of 9 or less never contains an 8 and a 4 bit simultaneously. The output of digit check circuit 21 representing the 4 or 8 bit is applied to input 3 of binary adder '20.V i

The second rule recited hereinbefore states that the corrected indicated bit count is determined by obtaining the sum modulo 4 of the number of bits removed from the register and the present indicated bit count. Thus since the bits removed from the register are to be counted individually, i.e., they are now each assigned a weight of l and their former designations `whereby they represented a 1, 2, 4 or 8 bit have no further meaning. Thus each of the inputsto adder 20 is assigned a weight of l, the sum output of the adder has a weight of 1 when it is Up, and the carry output has Va weight of 2 when Up. The sum output of adder `20 is applied to input 3 of adder 25 of Fig. 2E, and the carry output is applied to input 3 of adder 26 of Fig. 2E. y

Adder 25 accommodates pulses each having a weighted value of 1, whereas adder 26 accommodates pulses having a weight of 2 each. The sum output of adder 25 (weight equals 1) is applied to delay circuit 27, the output of which is applied to input 2 of adder 10. The carry output of adder 25 (weight of 2) is applied to delay 28, and the output of the delay is applied to input 1 of adder 29. The sum output of adder 26 (weight of 2.) is applied to delay 30 which delays a pulse applied thereto one microsecond and thereafter applies said pulse to input 2 of adder 29. The carry output of adder 26 is not used since it has a weight of 4. That is, adderk 26 obtains a sum modulo 4 of the pulses representing weighted values of 2 each, which are applied thereto. Y

Consider briefly, an example of the operation of the circuitry discussed thus far. Assume that Register 1 initially contains nineteen binary bits so that the indicated bit count stored in DP17 (and appearing on terminals 441.17) is a 0. Consider further, that the digit 6 is shifted out of Register 1 such that thel 4 and 2 bit output leads of switch 15 (Fig. 2D) are Up for one microsecond and the 1 and 8 bit leads are Down. .That is, two bits have been discharged from the register. Accordingly, inputs 2 and 3 of adder 20 are Up one microsecond after the digit is discharged from the register. The summation occurring within adder20 causes the sum output lead to be Down andthe carry output leads (weight of 2) to be Up. This causes input 3 of 12 adder 26 (Fig. 2E) to be Up. Let it further be assumed in the present example, that all the inputs of adder 25 and also inputs 1 and 2 of adder 26 are Down. The summation ,within adder 26 causes the sumoutput having a weight of 2 to be Up thereby energizing delay circuit 30. One microsecond thereafter the output of delay 30 goes Up applying a positive signal to input 2 of adder 29. Assuming that input 3 of adder 29 is Down, under the l conditions assumed the sum output lead of this adder is Up, and the carry output is Down. Accordingly, input 3 of adder 11 is Up and inputs 1 and 2 thereof are Down. The summation within adder 11 causes the sum output lead to be Up and the carry output lead to be Down. Thus the 2 bit lead of the group 551.17 is caused to be Up for one microsecond, whereas the l, 4 and 8 bit leads of this group are Down. Since the previous indicated bit count in this example was 0, input 1 of adders 10 and 11 were both Down. The corrected indicated bit count appearing on terminals 551.117 is 2. The correctness of this value can be checked by applying the definition of the indicated bit count, considering that the register now contains 17 binary bits (i.e., 3s complement of 17 modulo 4 is 2).

Due to the group of delays 16-19 (Fig. 2D) and delays 27, 28 and 30 (Fig. 2E) a lag of two microseconds exists between the time interval that a condition occurs within the register requiring a correction of the indicated bit count and the actual correction thereof.

Consider now situations arising where the number of bits contained within Register 1 is increased due to the entry of a digit into the register. Digits which are inserted into Register 1 are also applied to 4-pole 4-position switch 32 of Fig. 2D. The operation of this switch is similar to that of switch y15. In order for a digit to be gated through switch 32, one of ythe control terminals 041.09, 041.07, 041.08 or 010113 must be Up. Only one of these terminals is Up during any given microsecond interval.

Referring to Fig. 2D, terminals 330.01 which are an output of the Arithmetic Section of Fig. l, are connected to input l of switch 32. A digit appearing on terminals 330.01 is gated through switch 32 when terminal 041.09 is Up. This terminal is generally Up whenever a sum or product from the Arithmetic Section is shifted into Register l, digit by digit.

Terminals 776.01 of Fig. 2D are connected to a manual keyboard entry circuit of Fig. 1, and a digit entered into Register 1 from the keyboard appears on these lterminals. Although the circuit of Figs. 2A-2E generally accommodates digits not greater than 9, it is possible, in certain instances, to enter the characters 10 or 12 into Register 1 from manual keyboard. The character 10 is represented in a single digit position by an 8 bit and a 2 bit, whereas a 12 is represented by an 8 and a 4 bit in a single digit position. In order to gate a digit appearing on terminals 776.01 through switch 32, terminal 041.07 must be Up for one microsecond.

A digit stored in DP13 of Register 2 (see Fig. l) appears on terminals 442.13 of Fig. 2D which are connected to' input 3 of switch 32. When terminal 041.08 is Up for one microsecond, the digit appearing on terminals 442.13 is passed through switch 32 and appears at the output thereof. The control signal on terminal 041.08 is Up when a digit is left-shifted out of DP13 of Register 2 into DPl of Register 1. This occurs when the lower thirteen orders of Registers 1 and 2 are being shifted together simultaneously as a 26-position register.

A digit emerging from the Arithmetic Section of Fig. 1 as a quotient appears on terminals 330.14 of Fig. 2D from which it is applied to input 4 `of switch 32 at the same time that it is entered into DPl of Register l. Terminal 010.13 of Fig. 2B is Up one microsecond as eachV digit of the quotient is entered into Register ll. Thus during each microsecond that this control signal is Up, a digit is permitted to pass through switch 32.

In Fig. 2D, the output leads of switch 32 which accommodate the 1, 2, 4 and 8 bits of a digit applied to the switch are respectively connected to delay circuits 33-36. The outputs of delay circuits 35 and 36 are respectively applied to inputs 1 and 2 of OR circuit 37. The output of this OR circuit is Up one microsecond after an 8 or a 4 bit is applied to switch 32. It was stated above that a digit entered into Register 1 from the manual keyboard of Fig. 19 of application 1 appears on terminals 776.91. The 8 and 4 bit leads of terminals 77 6.01 are respectively connected to inputs 1 and 2 of AND circuit 3S of Fig. 2D. Thus if the character 12 is entered into Register 1 from the keyboard, the ou-tput of AND circuit 38 isUp, and at the same time the output of OR circuit 37 is Up.

Briefly, the output of delay circuit 33 is Up when a new digit entered into Register 1 contains a 1 bit, the output of delay circuit 34 is Up when a 2 bit is present, the output of OR circuit 37 is Up when the digit includes a 4 or an 8 bit, and the output of AND circuit 33 is Up whenever the digit on terminals 776.@1 contains an 8 and a 4 bit.

The `outputs of delays 33 and 34, OR circuit 37, and AND circuit 38V are connected to inputs of the 4s complernent binary adder 40 of Fig. 2E. Since the new indicated bit count is evaluated in part by determining the number of bits added to the contents or" Register 1 (i.e., the net bit increase resulting from the insertion `of a digit), the output of each of the delay circuits 33' and 34, OR circuit 37, and AND circuit 3S have a weighted value of 1. The 1, 2, 4 and 8 bit designations previously assigned to these signals no longer are significant. Hence, each input to fthe 4s complement binary adder has a weighted value of 1. K

The purpose of the 4s complement binary adder of Fig. 2E is to satisfy part of the lirst rule proclaimed hereinbefore stating that the corrected indicated bit count is formed by obtaining the sum modulo 4 of the 4s complement of the net bit increase and adding it to the existing indicated bit count. Adder 4t? elects a sum of the input signals (derived from units 33, 34, 37 and 38) and produces the 4s complement of this sum which is applied to binary adders and 29 of Fig. 2E. For example, if one of the inputs of the 4s complement binary adder 4t? is Up, the sum of the weighted values applied to the adder is 1 and the 4s complement of this sum is 3. Thus, one output of adder 40 having a weighted value of 1 is Up at the same time that a second output of weight 2 is Up, thereby giving a total weighted value of 3.

The output of delay 33 (Fig..2D) is connected to an input of each of the OR circuits 42, 44 and 45, and also to input 1 of AND circuit 46 (Fig. 2E). The output of delay 34 is connected to an input of each of the OR circuits 43, 44 and 4S, and to input 2 of AND circuit 46. The output of OR circuit 37 is connected to an input of each of the OR circuits V42, 43 and 45, and also to input 3 of AND circuit 46. The output of AND circuit 38 or" Fig. 2D is connected to input 1 of OR circuit 44.

With respect to the outputs of delay 33Yand 34 and OR circuit 37 (Fig.l 2D), it is apparent that if 2 or 3 of these outputs are Up simultaneously, each of the OR circuits 42, 43 and 44 (Fig. 2E) are operated so that their outputs are Up. Also, when the character 12 appears on terminals 776.01 of Fig. 2D, the outputs lof AND circuit 38 and OR circuit 37 (Fig. 2D) are Up. Thus, when a 12 appears on terminals 776.01, each of the OR circuits 42-44 of Fig. 2E is operated.

The energization of each of the OR circuits 42-44 causes all of the inputs of AND circuit 47 to be Up simultaneously so that a positive signal is applied to inverter 48. This signal renders inverter 48 fully conductive and the output thereof is Down. Input 1 of AND circuit 49 receives the output of inventer 48.

The output of OR circuit 45 is Up when one or more of the inputs from 33, 34, and 37 to the 4s complement i4 binary adder 40 are Up. This signal is applied to input 2 and l, respectively, of AND circuits 49 andi). It was noted above that the output of inverter 48y is DOWN when two or more signals, each of weight 1, are applied to the 4s complement adder 40. Accordingly, both ofV the inputs of AND circuit 49 are Up simultaneously only if one signal is applied to adder 40.

Coincidence occurs within AND circuit 46 when the digit applied to switch 32 of Fig. 2D contains three ybinary bits (including both the 1 and 2 bits detected from the outputs of 33 and 34). The output of this AND circuit is applied to input 2 of OR circuitSl. Hence, the output of OR circuit 51 is Up if only one or if three of the inputs to the 4s complement binary adder are Up.

The output of AND circuit 46 is also applied to inverter 52, and the output of this inverter is applied to input 2 of AND circuit 50. Since the output of vinverter 52 is Up only when three inputs are not simultaneously applied to the 4s complement adder and since the output of OR circuit 45 is Up when one or more of the inputs of adder 40 are Up, both of the inputs of AND circuit St), are Up to establish coincidence therein only if one or two of the inputs to adder 40 are Up. The outputs of OR circuits 51 and AND circuit 5t? are respectively connected through delays 53 and 54 to inputs 3 of binary adders it) and 29. A signal at the output of delay circuit 53 has a weight of 1, whereas a signal at the. output of delay circuit54 bears a lweight of 2.,

Reviewing briefly the function of the, 4s complement binary adder 4@ of Fig. 2E, it is apparent that when one or two of the inputs to the adder (each of weight 1) are Up, the output of delay circuit 54 representing a weight of 2 is Up. However, when one or three of the inputsV to the adder (each of weight of 1) are Up simultane- Y ously, a positive signal appears at the output of delay circuit 53 which has an equivalent weight of 1. lf pulses having a totalweight of 1 or 3 are applied to the adder,

the 4s complement thereof is respectively 3 (weight n l-l-weight 2) or 1 (weight of l). Since both of these values include a weight of 1 the output of delay 53 must be Up. Similarly, when pulses having a total weight of 1 or 2 are applied to the adder, the 4s complement thereof is respectiveiy 3 (weight 1+weight 2) or 2 (weight 2) which indicates that the output of delay circuit S4 musty be Up under these conditions.

The signal appearing at the output of delay 53 isV combined within adder ltl'with other signals each having a weight of 1, whereas the signal at the output of delay 54 is combined within adder 2@ with other signals each having a weight of 2.

-iere again, it should be noted that a time delay of two microseconds is injected between the time a digit isapplied to switch 32 (Fig. 2D) and the time that the corrected indicated hit count appears on terminals 551.71 due to the group of delay circuits 33-36 and delay circuits 53 and 54.

3. ALGEBRAC SEGN CHANGES 1N REGISTER 1 Another instance in which the number of bits stored in Register 1 may be changed occurs whenthe algebraic sign stored in DP14 of the register is changed from plus to minus or from minus to plus. When an algebraic sign is being stored in DP14, a positive sign is represented by the storage of a 0 (each of the output leads accommodating the 1, 2, 4 and 8 bits are Down) .whereas a negative sign is'indicated by storing a 1 in' DB1'4 (1 bit lead is Up while the 2, 4 and 8 bit leads are Down). It is app-arent then that the change in algebraic sign affects only the 1'bit order of DP14, and a change in sign can at most increase or decrease the number of bits stored in Register 1 by 1. Where the change in sign results in an increase of bits in the register, the new indicated bit count is derived by adding the quantity 3 (4s comple.- ment of 1) to the current indicated bit count, whereas a decrease in the number of bits in the register requires that the new indicated bit count be obtained by adding a 1 to the current indicated bit count.

The number of. bits stored in Register 1 is increased :by 1 when the algebraic Vsign is changed from plus to zminus, and the number yof bits is decreased by 1 when :the sign is changed from minus to plus.

Referring more particularly to Fig. 2C, the algebraic :sign currently stored in DP14 of Register 1 is manifested -by the condition of the 1 bit terminal of the group 441.14.

If this terminal is Down, DP14 is storing a positive sign whereas it is storing la negative sign when said terminal fis Up. Terminal 025.14 of Fig. 2C bears the new sign `which is to be entered into DP14 and is Up only when the new sign is negative.` Terminal 025.14 supplies a :sign control signal which is Up only when the new algebraic sign appearing on terminal 025.14 is to be inserted into DP14 of Register 1. p

In Fig. 2C inputs 1 and 2 of OR circuit 60 are respectively connected to the 1 bit lead of the group 441.14 and terminal 025.14. Thus, the output of OR circuit 60 is Up when either the current lalgebraic sign or the new sign to be inserted into Register 1 is negative. The 1 bit lead of terminals 441.14 and -terminal 025.14 are also connected to inputs 1 and 2 respectively of AND circuit 61. Thus, the youtput of this AND circuit is Up only when both the current and the new algebraic signs are negative (i.e., represented by binary 1 bits). The output of AND circuit 61 is inverted by inverter 62 and then applied to input 3 of AND circuit 63. Inputs 1 and 2 of AND circuit 63 are respectively connected tothe output of OR circuit 60 and to terminal 025.05. Coincidence occurs within AND circuit 63 when either the current of the new algebraic sign is represented by a binary 1, but not both of them. That is, the output of this AND circuit is Up whenever the algebraic sign located in DP14 is to be changed from plus to minus or minus to plus. The signal appearing on terminal 025.05 is Up for only one microsecond. Thus, when the output of AND circuit 63 is Up, it remains Up for only one microsecond.

The signal present on the 1 bit lead of terminals 441.14 is inverted by inverter 66 and applied to input 1 of AND circuit 67. Inputs 2 and 3 of this AND circuit are respectively connected to terminals 025.05 and 025.14. Accordingly the output of AND circuit 67 is Up for one microsecond only when the current sign is positive stored in DP14) and the new sign to be inserted into DP14 is negative (terminal 025.14 is Up).

Since the output of AND circuit 63 is Up when the sign is changed from plus to minus or from minus to plus, this signal is assigned a weight of 1. Since the ouput of AND circuit 67 is Up only when the sign is changed from plus to minus, this signal is assigned a weight of 2. These statements are in accordance with the previous statements that when the change in algebraic sign results in an increase in the bits stored in the register, the new indicated bit count is determined by adding a 3 to the current indicated bit count; whereas the new indicated bit count is formed by adding a l to the current indicated bit count when the sign change results in a net decrease in the number of bits in the register.

The signal at the output of AND circuit 63 is applied through OR circuit 68 and delay 69 to input 2 of binary adder 25 of Fig. 2E. The output of AND circuit 67 is applied through OR circuit 71 and delay '72 to input 2 of adder 26 of Fig. 2E. It was previously indicated that adder 25 effects a summation of inputs, each having a weighted value of l and that adder 26 effects a summation of inputs, each having a weight of 2. It was also noted hereinabove that the outputs of adders 25 and 26 are effectively applied to adders 10 and 29 and eventually to adder 11 whereby the sum modulo 4 of the signals applied to these adders are combined with the current indicated bit count appearing on terminals 44.111,7 Sli? 1.5. '0

16 produce a new indicated bit count which appears on terminals 551.17.

4. ROUNDING OF REGISTER l Another instance in which the contents of Register 1 is altered such that the indicated bit count must be corrected occurs when a rounding operation is performed by the calculator. lIn the calculator a word is rounded by forcing a binary 1 bit into the 1 bit order of DPl of Register 1. If the binary-decimal digit stored in DPl is evenvalued, the inclusion of the forced 1 will increase its value so that it becomes an odd-valued digit. However, if the digit stored in DPl is initially an odd-valued digit, the inclusion of the forced 1 will not change the value of the digit.

Referring more particularly to Fig. 2C, the 1 bit order of DPl of Register 1 appearing on the 1 bit terminal of the group 441.01 is connected through inverter 73 to input 2 of AND .circuit 74. Input l of this AND circuit is connected to control terminal 015.03 which is Up for one microsecond when a rounding operation is to be performed. When this terminal is Up and the output of inverter 73 is Up (indicating the absence of a 1 bit in DPl of Register 1), both of the inputs of AND circuit 74 are Up, thereby causing the output thereof to be Up. Thus, the output of AND circuit 74 is Up when the digit stored in DPl is even-valued and a rounding operation is to be performed.

The output of AND circuit 74 is applied to input 2 of each of the OR circuits 68 'and 71. The application of a one microsecond pulse to each of the OR circuits 68 and 71 causes delays 69 and 72, respectively, to produce one microsecond pulses which are 'applied to inputs 2 of adders 25 and 26, respectively of Fig. 2E. The pulses of the outputs of delays 69 and 72 are respectively assigned weights of 1 and 2.

When the digit stored in DPl is even-Valued and a rounding operation is to be performed, an additional 1 bit is added to Register 1. In accordance with the rst rule set forth hereinbefore, the indicated bit count in the case of a rounding operation is corrected by obtaining the sum of the 4s complement of the number of bits added to the register and the current indicated bit count. That is, the 4s complement of l is 3, which accotmts for the fact that the outputs of delays 69 and 72 must be Up in response to the operation of AND circuit 74.

With respect to Fig. 2C, it should be noted that a rounding operation must not take place simultaneously With an algebraic sign change since both of these functions utilize OR circuits 68 and 71 and delays 69 and 72.

The weight values represented by pulses at the outputs of delays 69 and 72 in response to the operation described hereinabove are added to the summation of values weighted 1 and 2 which takes place within the `binary adders of Fig. 2E. Thus, the correction factor generated by the rounding operation is added to the previous indicated bit count so as to produce the corrected indicated bit count on terminals 551.17.

5. INDEX CHANGES IN REGISTER 1 As stated previously, the index is stored in DP15 and DP16 of Register 1, and is the power of 10 by which the number located in DP1-DP13 must be multiplied in order to obt-ain the correct value. The contents of DP15 and DP16 of Register 1 is referred to herein as Index 1. The decimal point of the number stored in DPl-DP13 is arbitrarily assumed to be located between DP12 and DP13 of the register. In application 8 is disclosed a method by which the index of a register may be changed which includes a Plus and Minus 1 Adder connected to a position of a register. In this system the index is increased or decreased in a step by step fashion where each step has a decimal value off 1. For example, if the index is to be changed from 28 to 31, it is changedvin the fashion 28, 29, 30 and 31, which requires four rnicro acetic/i seconds to completethe operation. .Whenthejndex ,of a

register is increased or decreasedQ by the procedure disclosed in application 8, the totalnumber of binary ls located in Register 1 maybe increased yor VL decreased asl a y The circuits f the bit inventory computerl whichrelate to sensing changes in the index ofRegister l` are-.pre-

dominantly located in Figs. 2A Iand 2B. Referring to Fig. 2A, control terminals,026 .05.and.026,06 areil-lus.- trated. ,Terminal 026.05 is caused to beUp one microsecond for Aeachstep that Index l is increased. vOn the other hand, terminal 026.06 `is Up one .microsecond for each stepthat Index` 1.is decreased. .Thus, in the example where Index'l isincreased from 28 to 31, controlterminal 026.05 is-Up forfour microseconds. But, if` Index 1 were being decreasedfrom 31 to 28, terminal.,026. 06 must be Up for an interval of four microsccpllds. T erminals 026.05 and'026.06 arenever Upsimultaneously.

Control terminal 45.1;01 of Fig. 2A is arrangedtobe Up when DPlS of Register 1 contains a .10. The signal appearing on this terminal is. used by the circuit of Figs.

2A and 2B to sense al contemplated increaseor decreaseof the tens orderof the index as a result of the unitsorder thereof passing from 9Vto 0,'Vor .from 0 to 9,. respectively.

The circuit of Figs. 2A and 2B operate in accordance with the first and second rules recited previously, which relate to a net increaseor net decreaseof the number of bits stored in Register l. In satisfaction of these rules, it will be shown hereinbelow that a pulse on lead 551.01 of Fig. 2A is assigned a weighted value of l, and. ypulses on leads 551.02 and 551.03 of Fig. 2B are Vrespectively assigned weighted values of 2 and 3. The correction factor which is generated as aresult of a changeinthe index collectively appears on the leads. 551.01, V.551.02 and 551.03.

The pulses comprising the correction factorappearing on leads 551.01,-551.03 and VS51-.02am respectively-applied to delays 81-83 of Fig.y 2C, v.The outputsofJdelays 81 and 83 are respectively applied to OR circuits 84and V85 and the output of delay 82is applied to vboth of these OR circuits. The Aoutputs'of OR circuits. 8 4 and 85 are respectively assigned weights of 1 and 2. and are.respec tively connected to inputs v1 of binary-adders25 `and f2.6 of Fig. 2E. Accordingly, when-the correction factor includes a weight of 1 and'a weight of 2, the .outputs of both of the OR circuits 34 and 85 arecaused to.be Up for one microsecond; whereas, the output of'OR circuit 84 is Up when the correction factorcontains only a weight of l, and the output of OR circuit 85 isUpwhen the index correction factor contains onlyga weight of 2.

The value of the index correction factor,which must be added to the current indicated bit count in orderv to determine the-corrected indicated bit count vwhen an index charge is involved, can beldetermined from Table I h ereinbelow. Referring to Table I, the eXtremeleft-hand column thereof relates to the type of change ,being made in the index, that is, whether the index is beingincreased or decreasedby a value of 1. The remainingthreecolf umns of Table I indicate the'current value ofthe/index. Thus, where the current value ofthe. index is found in the rst of said three columns, the correction factorequals-l. Similarly, if the current value .of the. index is ,found ,in the second or third .of said three.columns, ,the correction factor is equal to 2.or.3, respectively.

As .an example, where the-current value oftheindex is 29 and is to be increased by `1 during themextsubsequent microsecond, the .correction :factor is equal to 11. Similarly, if the current valueof theindexis f2.9 and .it is to be decreased by 1, the correction .factor equalseLas indicated by the fact that the indexfX9 .isffound in :the lower portion rlof .the rst of the three correction vfactor columns. The term X9 as used herein. .implies that the `18 tens order of the number Sm'ay Ybe of any value,'and the units orderthereof is the digit stated.

Table I CORRECTION FACTORS REQUIRED DUE TO INDEX l CHANGES It will be seen presently that the circuit of Figs. 2A and 2B are operative to supply the correction factors listed in Table I whenthestated yindex ispresent and is to be .increased or decreased by 1. It should be noted thatwhen the index is equalto a number not listed in Table .I,.the change thereof does not involve an increase yora decreaseV in the number of bits stored in Register l.

Referring to Eig. 2A, the digits of Index lcontained in DPlS andfDPl of *Register 1, respectively, appear onfthe.terminals.441.15 and 441.16. Eachof these terminals and ytheleads connected thereto `represent four terminalsor leads `which accommodate the 1, 2, 4'and 8 bits of vthedigit applied thereto.

-The terminal accommodating the 4 bit of terminals 441.15 is appliedto.iinverter -88, the output of which is applied to .inputfl of lAND circuitv 89. The terminal accommodating thev 1..-bit ofv terminals- 441.15 is applied .tonputZof AND circuit 89. Thus, coincidence occurs ,within this .AND. circuit, thereby -causing input 1 of .fswitch; to .beUp when .theldigit in DP15 of Register f1 lcontains a 1l bit vbut nov4sbit. Input 2 of Vswitch 9,0 is

.connected to .the 2-bit terminal ofthe group 441,15. Co-

.incidence'occurs .between inputs l and 2 ofZ-position switch 90 `whenever the units order of the index (DP15) vis a3 (containsa V1bit.and a 2;bit.but no-4 bit).

The 1 bitA terminal of .thegroup 441,16 (tens order of the index) is applied through inverter 91 to input 3 of switch 9,0. vInput '.3 of. switch r90 is Up when the tens order ofthe index iseven-valued. The 1 bit and 8 bit terminals ofthe group 441.15 are respectively applied to inputs 1 and'2 of .AND circuit-92, and the output thereof is yconnected to :input 4 of switch V9 0. Inputs 3 and r4 of switche90 .arey bothUp when the Index 1 storedA is 09, 2949, 69 or .89. The output of 2-position switch 90 of Fig. 2A is applied to input 1 of 2-position switch93. Control terminal.026.05is applied .to input 2.of this switch. As stated previously, this control vterminal is Up when the Index `1 is increased-by va value of 1. Accordingly, inputs 1 and 2 of switch 93 arefUp simultaneously whenever the current value of the indexziszXS, .09, 29,. 49, 69 or 89, and the indexistobeincreasedfbya valuelof 1 during the next subsequent microsecond time interval. The coincidence output thereof to be Up, so that a pulse(assign ed a Weight of 1),.appears on lead551.01 and is applied vto delay *81A of Fig. 2C -as a part of the index wcorrection factor Vreferredto previously. v

The 1- bit terminal of DP15 isapplied to inputs 1 and 2o'f 2-posi t ion switch *94 of Fig. 2A. .Accordingly, coincidenceoccurs betweeninputs 1 and 2 of this switchso as to cause the output thereof to be Up Whenever the index is X1, X3, X5, X7 or X9.

The 2 bit terminal of group 441.16 is applied through inverter 95 to input 1 of AND circuit 96. The output of the inverter is Up when the tens order of the index does not contain a 2 bit. Input 2 of AND circuit 96 receives the output of inverter 91 which is Up when the tens order of Index 1 does not contain a 1 bit, i.e., is even-valued. Input 3 of said AND circuit is connected directly to the 4 bit terminal of the group 441.16. Coincidence occurs among the 3 inputs of AND circuit 96 and thereby causes the output of this unit to be Up only when the tens order of the index is the digit 4. The output of AND circuit 96 is applied to input 3 of switch 94 and a signal appearing on control terminal 451.01 is applied to input 4 thereof.

As stated earlier, terminal 451.01 is Up when the unitsV order of the Index 1 (DPlS of Register 1) is storing the digit 0. Itis Ynow evident that inputs 3 and 4 of switch 94 are Up simultaneously as to cause the output of this switch to be Up when the Index 1 is 40. Y

The signal applied to control terminalV 026.06 is ap plied to input 3 Vof switch 93, and input 4 thereof receives the output of 2-position switch 94. It Was noted hereinabove that terminal 026.06 is Up when Index 1 is to be decreased by a value of 1. Thus, inputs 3 and 4 of switch 93 are Up simultaneously when the current value of Index 1 is X1, X3, X5, X7, X9 or 40 and is to be decreased by a value of l. When inputs 3 and 4 of switch 9.3 are Up simultaneously, the output thereof is Up so as to represent a weight of 1. The conditions under which the correction factor contains a weight of 1 are presented in Table I above.

Referring to Fig. 2B, the 1 bit terminal of the group 441.15 is applied through inverter 100 to inputs 1 and 2 of the 2-position switch 101. Coincidence occurs within this switch when inputs 1 and 2 thereof are Up as a result of the units order of Index 1 being even-valued; that is, equal to X0, X2, X4, X6 or X8. This condition causes the output of the switch to be Up.

'Ihe 1 and 2 bit terminals of the tens order of Index 1 are respectively connected to inputs 1 and 2 of AND circuit 102. The 4 bit terminal of the group 441.16 isapplied through linverter 103 to input 3 of the AND circuit. Coincidence occurs within AND circuit 102 when the tens order of Index 1 contains a 1 and a 2 bit but no 4 bit which occurs only when DP16 contains a 3. The output of AND circuit 102 is applied to input 3 of switch 101 and the output of AND circuit 92 of Fig. 2A (Up when Index 1 is X9) is applied to input 4 of this switch. Hence, inputs 3 and 4 of switch 101 are Up simultaneously when Index 1 is 39. Y

Input l of switch 104 receives the-outputof Switch 101 which is Up when Index 1 is X0, X2,YX4, X6, X8 or 39. Input 2 of switch 104 is Up when terminal 026.05 is Up (Index 1 to be increased by 1). Coincidence between inputs 1 and 2 of switch 104 causes the output thereof and lead 551.03 to be Up. Thesignal on lead 551.03 (weight of 3) reprents a portion of the index correction factor and is applied to delay circuit 82 of Fig. 2C as noted previously.

The terminal accommodating the 4 bit of the units order of Index l is applied to input l of AND circuit 105 of Fig. 2B. Input 2 of this AND circuit receives the output of inverter 100 which is Up when the units order of Index 1 is even-valued (does not contain a 1 bit). The 2 bit terminal of the group 441.15 is applied through inverter 106 to input 3 of AND circuit 105 and is Up Vwhen DP of the register does not contain a 2 bit.

Coincidence occurs within AND circuit 105 when Index 1 is X4. The output of this AND circuit is applied to input 4 of 2-position switch 104.

The 1 bit terminal of the group 441.16 is connected to input 1 of AND circuit 107, and control terminalV 45.1.01.is connected to input 2 thereof. Y Thus,-l AND circuit 107 is operated when the tens order of the index is odd-valued and the units order thereof is equal to 0. The outputs of AND circuits 107 and 105 are connected in a common cathode OR circuit arrangement which is indicated by the abbreviation CCOR. Y The common cathode OR circuit constitutes an arrangement disclosed in application 2, wherein the outputs of both of the AND circuits utilizing 'a common cathode =1oad resistor such that coincidence within either AND circuit causes the common output to be Up.

The common output of AND circuits 105 and 107 is connected to input 4 of switch 104, and is Up when Index 1 equals X4, l0, 30, 50, 70 or 90. Input 3 of this switch receives the signal appearing on control terminal 026.06. Coincidence occurs between inputs 3 and 4 of switch i104 `and the output thereof is Up when the current value of the index is X4, 10, 30, 50, 70 or 90, and Index l is to be decreased by 1 during the next subsequent microsecond time interval. Again, it should be noted that Table I presents the instances when the index correction factorY has a total weight of 3.

Inputs 1, 2 and 3 of AND circuit 109 oi Fig. 2B are respectively connected to the'l, 2 and 4 bit terminals of the group 441.15 (uni-ts order of Index l). Hence, the output of this AND circuit is Up when Index 1 is X7. The output of this AND circuit is connected through a common cathode OR circuit larrangement* to input 1 of switch 110.

The terminal laccommodating the 8 bit of the tens order of the index (terminals 441.16) is applied through inverter 111 to input 1 of AND circuit 112. Input 2 of this AND circuit receives the output of inverter which is Up when the tens order does not contain a 2 bit, and input 3 receives the signal onthe 1 bit terminal of the group 441.16 (tens order). Coincidence occurs within AND circuit 112 and the output thereof is Up when the tens order of the index is 1 or 5. The output of this AND circuit is applied to input 1 of AND circuit 113. Input 2 of the latter unit receives the output of AND circuit 92 of Fig. 2A which is Up when Index 1 is X9. Consequently, the output of AND circuit 113 is Up when Index 1 is 19 or 59.

The outputs of AND circuits 109 and 113 are connected together in a common cathode OR circuit arrangement and to input 1 of switch 110 and are Up when Index 1 is X7, 19 or 59. Input 2 of this switch receives the control signal applied to terminal 026.05. Hence, coincidence occurs between inputs 1 and 2 of switch 110 so as to cause the output thereof to be Up when Index 1 is X7, 19 or 59 and is to be increased by 1 during the next microsecond interval.

Input 1 of AND circuit 114 of Fig. 2B is Up when the output of inverter is Up (units order of Index 1 is even-valued). Input 2 of this AND circuit is connected tto the 8 bit terminal of the group 441.15. Thus, coincidence occurs within AND circuit 114 and the output thereof is Up when Index 1 is X8.

Input 1 of AND circuit 115 receives the output of inverter 91 of Fig. 2A which is Up when the tens order of Index 1 is even-valued. Input 2 of this AND circuit is Up when the 2 bit terminal of the group 441.16, representing the tens order, is Up. Input 3 of AND circuit 115 receives the signal on control terminal 451.01 (Up when Index 1 is XO).V Accordingly, coincidence occurs w-ithin AND circuit 115 causing the output to be Up, when Index 1 is 20 or 60.

The outputs of AND circuits 114 and 115 are connected together in a comon cathode OR circuit arrangement to input 4 of switch 110. Input 3 of this switch is connected to terminal 026.06. Thus, inputs 3 and 4 of switch are Up simultaneously, thereby causing the output thereof to be Up when Index 1 is X8, 20 or 60 and is to be decreased by 1 during the next microsecond interval. The Output of switch 110, when Up, contributes a weighted value of 2 to the index correction factor referred to 'prevqtisly iudexerrfeetenifaetor mayzhezforrued andapill'ed interval thata correctionfaotor generated 'as a result of an algebraic signchange, arounding operation, or ,an entry? orexit of adigitinxthe registenjs applied tothese ladders. In other words, two or more correction factors vmay be simultaneously combined with the current Fin-dicated bit count -to obtain the corrected indicated bit count. This feature of the invention permits ,the corrected indicated bit count'to be computed even though the bit compositions of a pluralityV of orders or digit `positions of a. data word .are being altered 6. REGISTI-:R zisrr INVENTORY CQMPu'rnR Referringjmore particularly to Figs. 3A-'3C, the circuit diagram of the Register 2';Bit Inventory Computer -is illustrated. The function of this circuit is to maintain the correct indicated bit count in DP17 of .'Registerf2 .as the contents of one or more of positions DPI-DP16 -eral two instances wherein the stored information is altered, thereby -requiring that the indicated bit count be corrected. VTheiir'stl` situation which requires that the indicated bit count be corrected occurs when binarydecimal digits are shifted intoor out of Register Y2. -The shifting'of this register is'suchV that a digit can be lost `o'r gained only viapsitionslDPl, DP13 and-DP16. The second 'situation 'ariseswhen the index of a data word `is changed. The index of thedata word in"Regisft`er'2 is stored in DP1'5 and DP16 thereof, and is referredto herein as Index 2.

The circuit of the bit inventory computer of Figs. 3A-3C`operates in accordance with the same two rules set forth'hereinbefore. The rst rule stated that theV corrected indicated bit count is produced by adding thev 4s complement of the net bit increase modulo`4 to the current indicated bit count. The second rule stated that when the register suifers a net decrease in thenumber of binary 1 bits stored therein, the corrected indicated bit count is computed by obtaining the sum modulo 4 of the number of bits removed from the registerY and 'the current indicated bit count.

In Figs. 3A-3C, the components which `are similar to components of the Register 1 Bit Inventory Computer of Figs. 2A-2E bear corresponding reference characters having a suflix A. For example, delay circuits V81A-83A of Fig. 3B accomplish a function similar todelay circuits 81-83 of Fig. 2B.

7. CHANGES IN DATA DUE -TO SHIFTING REGISTER 2 Referring more particularly to Fig. 3B, the 4-pole3- position switch 151A receives each digit which may be discharged from Register 2 as `a result of its being shifted. Thus switch A accommodates.bitsrepresentinganet decrease in .the number of bits stored in Register 2.

Input 1 of switch 15A is connected to terminals 442.16 ofFig. 3A upon which appear each digit left-shifted out of DP16. Such a digit is gated through switch :15A only when control terminal 042.06 of Fig. V3B is Up. .This terminal is Up only when the actuation of lthe manual keyboard circuits cause DP1DP16 of'Register. 2 to be left-shifted.

Terminals 442.13 are the Output of DP13 of Register 2 and are connected to input 2 of switch 15A. A digit appearing on terminals 4142.13 is gated through switch 15A when control terminal 042.07 .is Up. This .terminal is Upwhenthe calculator causes DPl-DPflS of the register to be .left-shifted such that'a digit may be shifted out of DP13. l

Digital information .may be removed from Register 2 nal 042.09 is Up the digit appearing on terminals 442.01 is permitted to. passthroughswitch .15A.

Only one of the control terminals 042.06, 042.07 and 042. 09 is VVUp. during any particular microsecond'inter'val.

` The binary bits representing the idigit gated through switeh 15A areapplied Ato the delay circuits n 16A-19A, which serve Vto reshape the waveformsthereof. Delays 16A19A, respectively, accommodate the 1, 2,k 4 and Vv8 bits of a binary-decimaldigit.

" The outputs of delays 16A and 17A are applied to inputs 1 and 2' of binary adder20, whereas the outputs of delays 17-19 are respectively applied to the inputs lf3 of the dig'it check circ'uitZlA'. The lefthand output of -digit .check 21A(Upbwhen a 4 or man 8 bit is present) is Vapplied *to input of binary ladder 20A.v Accordingly, "binary, aidderJ2'0`A etecte'xa' summation of the bits removed from the register. The sum and carry outputs of adderf20,iespectively` assigned weights of 1 and 2, are -connected to'inputs 2 and 3Wof adders 25A and 26A, respectively. 'i v l' i The matrix of binary adders 25A and 26A, delay lcir- `cuits27A, 28A and 30A, and ladders 10A, 11A and`29A lare connected similar tthe correspondingly labelled units of Figs. 2B and 2E. 'Theseadders anddelay circuits are .providednofeifect a summation modulo 4 ofthe computed correction factor "andi the cnrrentw'indicated bit count. It is to be'noted that the current indicatedwbit count appears on'two terminals 'of the group 442.17 pf Figs. 2AV a`nd2B, which accommodate the 1 and 2 bits A'of DP17 of-Register 2. VThese terminals areconnected to adders "10A" and '1'1A of Fig. 3B. The correctedindincate'd'lbit count Aappears onterminals `552,17 of Fig. V3B .which constitute an'input'of DP17 ofRegister Y2.

The` 4-pole 4-positionswitch L32A of Fig. 3C4 receives digits which are shifted intoRegister 2`and thus, cause an increase inthe number of bits stored therein. YBriefly,

signals representing the net bit increaseare ilppliedito delays.33A`-36A 'and are thereafterapplied/tothe 4s complement binary adder-40A.` The outputof adder 40A, having-a weight of 1, is applied to input 2 of binary adder 10A and thecutput, Mhaving aw'eight of'2,fisL applied to input 3 ofbinarywdderlA. lThus, thecorrecticm factor appearingatxthefoutputs of the'k 4s complement binary"adderkiswaddedfwithin the'addersof Fig. 3B .to therurrentindic'ated bit'vcount so as to obtain the c orrected indicated nbit count. f

During afdivision problem the digits of the quotient are left-shifted vinto `DP1. "'[Ilie control v'signal on termirial 010.07 Vpermits the newly entered digit in DB1 to be gated-into` switch` 32QA`fby means of input 1 thereof. "'I'ljt'ef product' generated` during a multiplication problem appear'sfdigit-by-digit on terminals 333:01 of Fig. 3C which are connectedv to input 2 of switch 32A. -These digits aregated through the; switch Ywhen a lpositive signal on teminal 009.05 causescontrolinputl of switch 32A to be Up.' Y A Y During certain operations, the digit jlocated .in DPl qfngegistei' '1 `is tighttshifted iiito' DP13 of YRegisti-.r 2. This digit appears en teriina1s1|441v-o1and is applied vto input- 3 Vof switchlSZA. p Controlinput 3. is Upwhenterrninal 042.05 iis Up thereby -gatingsaid digit through the switch@ u Y i Avdigitto be entered into DPl of Register (2 from the manual keyboard appearson terminals 716.01- and is applied` tol input 4 of switch 52A. This ydigit is gated through 

